mir/attiny
2
0
Fork 0
mirror of https://github.com/damellis/attiny synced 2025-08-22 09:37:09 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Add internal 16 MHz PLL clock support for ATtiny25/45/85.

Browse Source 
Fixes #89
This commit is contained in:
David A. Mellis 2016-07-01 17:32:20 -07:00
parent 970556e04b
commit 6bba7d452a
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
boards.txt
View File

@ -41,6 +41,12 @@ ATtinyX5.menu.clock.internal8.bootloader.high_fuses=0xdf
ATtinyX5.menu.clock.internal8.bootloader.extended_fuses=0xff
ATtinyX5.menu.clock.internal8.build.f_cpu=8000000L
ATtinyX5.menu.clock.internal16=Internal 16 MHz
ATtinyX5.menu.clock.internal16.bootloader.low_fuses=0xf1
ATtinyX5.menu.clock.internal16.bootloader.high_fuses=0xdf
ATtinyX5.menu.clock.internal16.bootloader.extended_fuses=0xff
ATtinyX5.menu.clock.internal16.build.f_cpu=16000000L
ATtinyX5.menu.clock.external8=External 8 MHz
ATtinyX5.menu.clock.external8.bootloader.low_fuses=0xfe
ATtinyX5.menu.clock.external8.bootloader.high_fuses=0xdf