mir/bind
2
0
Fork 0
mirror of https://gitlab.isc.org/isc-projects/bind9 synced 2025-08-28 04:58:04 +00:00
Code Issues Releases Wiki Activity

Change title and add extra link to Resource Requirements in the ARM

Browse Source
This commit is contained in:
Ron Aitchison 2022-03-31 12:51:57 +00:00 committed by Petr Špaček
parent dc7efb8e60
commit 0c3b75f80b
No known key found for this signature in database
GPG Key ID: ABD587CDF06581AE
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
doc/arm/requirements.inc.rst
View File

@ -9,10 +9,10 @@
.. See the COPYRIGHT file distributed with this work for additional .. See the COPYRIGHT file distributed with this work for additional
.. information regarding copyright ownership. .. information regarding copyright ownership.
.. _Requirements: .. _requirements:
BIND Resource Requirements Resource Requirements
========================== =====================
.. _hw_req: .. _hw_req:
@ -45,7 +45,7 @@ Memory Requirements
------------------- -------------------
Server memory must be sufficient to hold both the cache and the Server memory must be sufficient to hold both the cache and the
zones loaded from disk. The ``max-cache-size`` option can zones loaded from disk. The :ref:`max-cache-size<max-cache-size>` option can
limit the amount of memory used by the cache, at the expense of reducing limit the amount of memory used by the cache, at the expense of reducing
cache hit rates and causing more DNS traffic. It is still good practice cache hit rates and causing more DNS traffic. It is still good practice
to have enough memory to load all zone and cache data into memory; to have enough memory to load all zone and cache data into memory;