mir/bind
2
0
Fork 0
mirror of https://gitlab.isc.org/isc-projects/bind9 synced 2025-08-29 13:38:26 +00:00
Code Issues Releases Wiki Activity

Switch everything back to relaxed memory ordering

Browse Source
This commit is contained in:
Ondřej Surý 2018-08-17 15:57:55 +02:00
parent 69b9b9ec77
commit d1d15c03e2
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/isc/include/isc/refcount.h
View File

@ -95,7 +95,7 @@ typedef atomic_uint_fast32_t isc_refcount_t;
atomic_init(target, value)
#define isc_refcount_current(target) \
atomic_load_explicit(target, memory_order_acquire)
atomic_load_explicit(target, memory_order_relaxed)
#define isc_refcount_destroy(target) \
ISC_REQUIRE(isc_refcount_current(target) == 0)
@ -107,6 +107,6 @@ typedef atomic_uint_fast32_t isc_refcount_t;
atomic_fetch_add_explicit(target, 1, memory_order_relaxed)
#define isc_refcount_decrement(target) \
atomic_fetch_sub_explicit(target, 1, memory_order_release)
atomic_fetch_sub_explicit(target, 1, memory_order_relaxed)
ISC_LANG_ENDDECLS