mir/criu
2
0
Fork 0
mirror of https://github.com/checkpoint-restore/criu synced 2025-08-22 09:58:09 +00:00
Code Issues Releases Wiki Activity

images: add loongarch64 core image

Browse Source 
Signed-off-by: znley <shanjiantao@loongson.cn>
This commit is contained in:
znley 2023-06-12 15:09:22 +08:00 committed by Andrei Vagin
parent c9df09eeab
commit ec6dc2d5c0
3 changed files with 27 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
images/Makefile
View File

@ -2,6 +2,7 @@ proto-obj-y += stats.o
proto-obj-y += core.o proto-obj-y += core.o
proto-obj-y += core-x86.o proto-obj-y += core-x86.o
proto-obj-y += core-mips.o proto-obj-y += core-mips.o
proto-obj-y += core-loongarch64.o
proto-obj-y += core-arm.o proto-obj-y += core-arm.o
proto-obj-y += core-aarch64.o proto-obj-y += core-aarch64.o
proto-obj-y += core-ppc64.o proto-obj-y += core-ppc64.o

23
images/core-loongarch64.proto Executable file
View File

@ -0,0 +1,23 @@
// SPDX-License-Identifier: MIT
syntax = "proto2";
import "opts.proto";
message user_loongarch64_gpregs_entry {
repeated uint64 regs = 1;
required uint64 pc = 2;
}
message user_loongarch64_fpregs_entry {
repeated uint64 regs = 1;
required uint64 fcc = 2;
required uint32 fcsr = 3;
}
message thread_info_loongarch64 {
required uint64 clear_tid_addr = 1[(criu).hex = true];
required uint64 tls = 2;
required user_loongarch64_gpregs_entry gpregs = 3[(criu).hex = true];
required user_loongarch64_fpregs_entry fpregs = 4[(criu).hex = true];
}

3
images/core.proto
View File

@ -8,6 +8,7 @@ import "core-aarch64.proto";
import "core-ppc64.proto"; import "core-ppc64.proto";
import "core-s390.proto"; import "core-s390.proto";
import "core-mips.proto"; import "core-mips.proto";
import "core-loongarch64.proto";
import "rlimit.proto"; import "rlimit.proto";
import "timer.proto"; import "timer.proto";
@ -122,6 +123,7 @@ message core_entry {
PPC64 = 4; PPC64 = 4;
S390 = 5; S390 = 5;
MIPS = 6; MIPS = 6;
LOONGARCH64 = 7;
} }
required march mtype = 1; required march mtype = 1;
@ -131,6 +133,7 @@ message core_entry {
optional thread_info_ppc64 ti_ppc64 = 9; optional thread_info_ppc64 ti_ppc64 = 9;
optional thread_info_s390 ti_s390 = 10; optional thread_info_s390 ti_s390 = 10;
optional thread_info_mips ti_mips = 11; optional thread_info_mips ti_mips = 11;
optional thread_info_loongarch64 ti_loongarch64 = 12;
optional task_core_entry tc = 3; optional task_core_entry tc = 3;
optional task_kobj_ids_entry ids = 4; optional task_kobj_ids_entry ids = 4;